Regviz

Espressif Systems /ESP32-S2 /EXTMEM /PRO_DCACHE_PRELOAD_SIZE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRO_DCACHE_PRELOAD_SIZE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/EXTMEM/PRO_DCACHE_PRELOAD_SIZE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PRO_DCACHE_PRELOAD_SIZE 0 (PRO_DCACHE_PRELOAD_ORDER)PRO_DCACHE_PRELOAD_ORDER

Description

register description

Fields

PRO_DCACHE_PRELOAD_SIZE

The bits are used to configure the length for manual pre-load operation. It should be combined with PRO_DCACHE_PRELOAD_ADDR_REG…
PRO_DCACHE_PRELOAD_ORDER

The bits are used to configure the direction of manual pre-load operation. 1: descending, 0: ascending.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data